


clockbootstruct



Declarations


```

Ports:
  ArrayID : std_logic_vector(2 DOWNTO 0)
  ConfRdy : std_logic
  DV_in   : std_logic
  JTAG_TDI : std_logic
  N15VA_OK : std_logic
  N5VA_OK : std_logic
  P15VA_OK : std_logic
  P2V5D_OK : std_logic
  P3V3D_OK : std_logic
  P5V0D_OK : std_logic
  P5VA_OK : std_logic
  P8CLKI : std_logic
  P8CS0 : std_logic
  P8SDI : std_logic
  RS232_RTS : std_logic
  RS232_tx : std_logic
  RxD0A : std_logic
  RxD0B : std_logic
  RxD1A : std_logic
  RxD1B : std_logic
  RxD2A : std_logic
  RxD2B : std_logic
  RxD3A : std_logic
  RxD3B : std_logic
  RxD4A : std_logic
  RxD4B : std_logic
  RxD5A : std_logic
  RxD5B : std_logic
  RxD6A : std_logic
  RxD6B : std_logic
  RxD7A : std_logic
  RxD7B : std_logic
  SID : std_logic_vector(3 DOWNTO 0)
  clk : std_logic
  nrx_rdy : std_logic
  rsc_nrd : std_logic
  rsv : std_logic
  rx_data : std_logic_vector(7 DOWNTO 0)
  BDI : std_logic
  Rx0A : std_logic
  Rx0B : std_logic
  Cmd : std_logic
  FLASH_RnBY : std_logic
  FLASH_addr : std_logic_vector(20 DOWNTO 0)
  FLASH_nCE : std_logic
  FLASH_nOE : std_logic
  FLASH_nRP : std_logic
  FLASH_nWE : std_logic
  JTAG_CTL : std_logic
  JTAG_TCK : std_logic
  JTAG_TDO : std_logic
  JTAG_TMS : std_logic
  LED_Config : std_logic
  LED_error : std_logic
  LED_power : std_logic
  LED_spare : std_logic
  P8CLKO : std_logic
  P8CSO : std_logic
  P8SDO : std_logic
  RS232_CTS : std_logic
  RS232_tx : std_logic
  SRAM_RdWR : std_logic
  SRAM_addr : std_logic_vector(21 DOWNTO 0)
  ntena : std_logic
  rsv : std_logic_vector(20 DOWNTO 0)
  svb : std_logic
  sync : std_logic
  tsc_nrd : std_logic
  tx_data : std_logic_vector(7 DOWNTO 0)
  BoxID : std_logic
  CardID : std_logic
  DIAGS : std_logic_vector(9 DOWNTO 0)
  FLASH_data : std_logic_vector(15 DOWNTO 0)
  SRAM_data : std_logic_vector(31 DOWNTO 0)
  SIGNAL_Power_OK : std_logic
  SIGNAL_card_addr : std_logic_vector(3 DOWNTO 0)
  SIGNAL_cmd_code : std_logic_vector(31 DOWNTO 0)
  SIGNAL_cmd_data : std_logic_vector(31 DOWNTO 0)
  SIGNAL_cmd_rdy : std_logic
  SIGNAL_r_addr : std_logic(31 DOWNTO 0)
  SIGNAL_r_din : std_logic(31 DOWNTO 0)
  SIGNAL_r_dout : std_logic(31 DOWNTO 0)
  SIGNAL_r_rd : std_logic
  SIGNAL_r_wr : std_logic
  SIGNAL_req_addr : std_logic_vector(27 DOWNTO 0)
  SIGNAL_rsc : std_logic
  SIGNAL_rxs_data : std_logic_vector(7 DOWNTO 0)
  SIGNAL_rxs_rdy : std_logic
  SIGNAL_rxs_rply : std_logic_vector(15 DOWNTO 0)
  SIGNAL_rxs_fe : std_logic
  SIGNAL_rxs_ff : std_logic
  SIGNAL_rxs_fr : std_logic
  SIGNAL_rxs_fw : std_logic
  SIGNAL_rxs_rxd : std_logic_vector(7 DOWNTO 0)
  SIGNAL_tsc : std_logic
  SIGNAL_tx_fe : std_logic
  SIGNAL_tx_ff : std_logic
  SIGNAL_tx_fr : std_logic
  SIGNAL_tx_fw : std_logic
  SIGNAL_txd : std_logic(7 DOWNTO 0)
  
```

Diagram Signals:

```

  SIGNAL_Power_OK : std_logic
  SIGNAL_card_addr : std_logic_vector(3 DOWNTO 0)
  SIGNAL_cmd_code : std_logic_vector(31 DOWNTO 0)
  SIGNAL_cmd_data : std_logic_vector(31 DOWNTO 0)
  SIGNAL_cmd_rdy : std_logic
  SIGNAL_r_addr : std_logic(31 DOWNTO 0)
  SIGNAL_r_din : std_logic(31 DOWNTO 0)
  SIGNAL_r_dout : std_logic(31 DOWNTO 0)
  SIGNAL_r_rd : std_logic
  SIGNAL_r_wr : std_logic
  SIGNAL_req_addr : std_logic_vector(27 DOWNTO 0)
  SIGNAL_rsc : std_logic
  SIGNAL_rxs_data : std_logic_vector(7 DOWNTO 0)
  SIGNAL_rxs_rdy : std_logic
  SIGNAL_rxs_rply : std_logic_vector(15 DOWNTO 0)
  SIGNAL_rxs_fe : std_logic
  SIGNAL_rxs_ff : std_logic
  SIGNAL_rxs_fr : std_logic
  SIGNAL_rxs_fw : std_logic
  SIGNAL_rxs_rxd : std_logic_vector(7 DOWNTO 0)
  SIGNAL_tsc : std_logic
  SIGNAL_tx_fe : std_logic
  SIGNAL_tx_ff : std_logic
  SIGNAL_tx_fr : std_logic
  SIGNAL_tx_fw : std_logic
  SIGNAL_txd : std_logic(7 DOWNTO 0)
  
```



The NIOS module runs the JAM player software used to configure EPC15 devices and read the JTAG user code for each <<- more ->>

		Particle Physics and Astronomy Research Council Royal Observatory Edinburgh	
Title:	Clock card boot configuration	Drawing no:	SC2_ELE_S563_201
Path:	clockbootstruct	Revision:	01
Edited:	by mae on 05 Jun 2003	Sheet:	1 of 1