## CONTENTS:

## 1) Program 1 in C (Blink)

2) Program 2 in C (Interrupt Example)
3) ADC example
4) Addressing Modes
5) Selected Assembly instructions
6) ADC10 register descriptions
```
    Program 1 in C:
/*
    * PHYS319 Lab3 Timing example in C
    *
    * Written by Ryan Wicks
    * 16 January 2012
    *
    * This program is a C version of the assembly program that formed part of lab 2.
    * This is not the best way to implement timing, or to organize your code.
    * It is simply one way.
*
* This will almost certainly not give exactly the same timing as the assembly
* program from lab 2, and the output assembly will also be very different, even
* though the task is similar.
*/
#include <msp430.h>
void main(void) {
    volatile unsigned int count; //You must declare your variables in C
    // notice the label volatile. What happens if you remove this label?
        WDTCTL = WDTPW + WDTHOLD; //Stop WDT
        P1DIR = 0x41; //Set P1 output direction
        P1OUT = 0x01; //Set the output
        while (1){ //Loop forever
            count = 60000;
            while(count != 0) {
                count--; //decrement
            }
            P1OUT = P1OUT ^ 0x41; //bitwise xor the output with 0x41
        }
}
```


## Program 2 in C:

```
/*
    * PHYS319 Lab 3 Interrupt Example in C
    *
    * Written by Ryan Wicks
    * 16 Jan 2012
    *
    * This program is a C version of the assembly program that formed part of
    * lab 2.
    *
    *
    */
#include <msp430.h>
void main(void)
{
    WDTCTL = WDTPW + WDTHOLD; // Stop watchdog timer
    P1DIR = 0xF7; //C does not have a convenient way of
                                //representing numbers in binary; use hex instead
    P1OUT = 0x49;
    P1REN = 0x08; //enable resistor
    P1IE = 0x08; //Enable input at P1.3 as an interrupt
    _BIS_SR (LPM4_bits + GIE); //Turn on interrupts and go into the lowest
                //power mode (the program stops here)
                        //Notice the strange format of the function, it is an "intrinsic"
                //ie. not part of C; it is specific to this chipset
}
// Port 1 interrupt service routine
#pragma vector=PORT1_VECTOR
    interrupt void PORT1_ISR(void)
{
    P10UT ^= 0x41.
    P1IFG &= ~0x08; // Clear P1.3 IFG. If you don't, it just happens again.
}
```


## ADC demo:

```
// MSP430G2x31 Demo - ADC10, Sample A1, AVcc Ref, Set P1.0 if > 0.75*AVcc
//
// Description: A single sample is made on A1 with reference to AVcc.
// Software sets ADC10SC to start sample and conversion - ADC10SC
// automatically cleared at EOC. ADC10 internal oscillator times sample (16x)
// and conversion.
//
//
//
//
//
//
//
//
//
//
// |
// input >---|P1.1/A1
//
- |
```



```
//
//
// D. Dang
// Texas Instruments Inc.
//*********************************************************************************
#include "msp430.h"
void main(void)
{
    WDTCTL = WDTPW + WDTHOLD; // Stop WDT
    ADC10CTL0 = ADC10SHT 2 + ADC10ON; // ADC10ON
    ADC10CTL1 = INCH_1; - // input A1
    ADC10AE0 |= 0x02\overline{; // PA.1 ADC option select}
    P1DIR |= 0x01 ; // Set P1.0 to output direction
    for (;;)
    {
        ADC10CTLO |= ENC + ADC10SC; // Sampling and conversion start
        while (ADC10CTL1 &ADC10BUSY); // ADC10BUSY?
        if (ADC10MEM < 0x2FF)
            P1OUT &= ~0x01; // Clear P1.0 LED off
        else
            P1OUT |= 0x01; // Set P1.0 LED on
        unsigned i;
        for (i = 0xFFFF; i > 0; i--); // Delay
    }
}
```

Table 3-3. Source/Destination Operand Addressing Modes

| As/Ad | Addressing Mode | Syntax | Description |
| :---: | :---: | :---: | :---: |
| 00/0 | Register mode | Rn | Register contents are operand |
| 01/1 | Indexed mode | X(Rn) | $(\mathrm{Rn}+\mathrm{X})$ points to the operand. X is stored in the next word. |
| 01/1 | Symbolic mode | ADDR | $(P C+X)$ points to the operand. $X$ is stored in the next word. Indexed mode $X(P C)$ is used. |
| 01/1 | Absolute mode | \&ADDR | The word following the instruction contains the absolute address. $X$ is stored in the next word. Indexed mode $X(S R)$ is used. |
| 10/- | Indirect register mode | @Rn | $R n$ is used as a pointer to the operand. |
| 11/- | Indirect autoincrement | @Rn+ | Rn is used as a pointer to the operand. Rn is incremented afterwards by 1 for .B instructions and by 2 for .W instructions. |
| 11/- | Immediate mode | \#N | The word following the instruction contains the immediate constant N. Indirect autoincrement mode @PC+ is used. |

The seven addressing modes are explained in detail in the following sections. Most of the examples show the same addressing mode for the source and destination, but any valid combination of source and destination addressing modes is possible in an instruction.

NOTE: Use of Labels EDE, TONI, TOM, and LEO
Throughout MSP430 documentation EDE, TONI, TOM, and LEO are used as generic labels. They are only labels. They have no special meaning.

### 3.4.6.4 AND

AND[.W]
AND.B
Syntax

Operation
Description

Status Bits

Mode Bits

## Example

Example

Source AND destination
Source AND destination
AND src,dst or AND.W src, dst
AND.B src,dst
src. AND. dst $\rightarrow$ dst
The source operand and the destination operand are logically ANDed. The result is placed into the destination.

N : Set if result MSB is set, reset if not set
Z: Set if result is zero, reset otherwise
C: Set if result is not zero, reset otherwise ( = .NOT. Zero)
V: Reset
OSCOFF, CPUOFF, and GIE are not affected.
The bits set in R5 are used as a mask (\#OAA55h) for the word addressed by TOM. If the result is zero, a branch is taken to label TONI.

```
MOV #0AA55h,R5 ; Load mask into register R5
AND R5,TOM ; mask word addressed by TOM with R5
JZ TONI ;
..... ; Result is not zero
;
;
; or
;
;
AND #0AA55h,TOM
JZ TONI
```

The bits of mask \#OA5h are logically ANDed with the low byte TOM. If the result is zero, a branch is taken to label TONI.

| AND.B \#OA5h,TOM | ; mask Lowbyte TOM with 0A5h |  |
| :--- | :--- | :--- |
| JZ | TONI | ; R |
| $\ldots . .$. | ; Result is not zero |  |

### 3.4.6.25 JEQ, JZ

| JEQ, JZ | Jump if equal, jump if zero |
| :---: | :---: |
| Syntax | JEQ label <br> JZ label |
| Operation | If $Z=1: P C+2$ offset $\rightarrow P C$ |
|  | If $Z=0$ : execute following instruction |
| Description | The status register zero bit $(Z)$ is tested. If it is set, the 10 -bit signed offset contained in the instruction LSBs is added to the program counter. If $Z$ is not set, the instruction following the jump is executed. |
| Status Bits | Status bits are not affected. |
| Example | Jump to address TONI if R7 contains zero. |
|  | TST R7 ; Test R7 <br> JZ TONI ; if zero: JUMP |

Example
Jump to address LEO if R6 is equal to the table contents.

| CMP R6,Table(R5) | ; Compare content of R6 with content of |
| :--- | :--- |
|  | ; MEM (table address + content of R5) |
| JEQ LEO | ; Jump if both data are equal |
| $\ldots . .$. | ; No, data are not equal, continue here |

Example
Branch to LABEL if R5 is 0 .

| TST | R5 |
| :--- | :--- |
| JZ | LABEL |

### 3.4.6.28 JMP

## JMP

Syntax
Operation
Description

Status Bits
Hint

Jump unconditionally
JMP label
$\mathrm{PC}+2 \times$ offset $\rightarrow \mathrm{PC}$
The 10-bit signed offset contained in the instruction LSBs is added to the program counter.

Status bits are not affected.
This one-word instruction replaces the BRANCH instruction in the range of -511 to +512 words relative to the current program counter.

### 3.4.6.31 JNE, JNZ

JNE
JNZ
Syntax

Operation

## Description

## Status Bits

Example

Jump if not equal
Jump if not zero
JNE label
JNZ label
If $Z=0: P C+2$ a offset $\rightarrow P C$
If $Z=1$ : execute following instruction
The status register zero bit ( $Z$ ) is tested. If it is reset, the 10-bit signed offset contained in the instruction LSBs is added to the program counter. If $Z$ is set, the next instruction following the jump is executed.

Status bits are not affected.
Jump to address TONI if R7 and R8 have different contents.

| CMP R7,R8 | ; COMPARE R7 WITH R8 |
| :--- | :--- |
| JNE TONI | ; if different: jump |
| $\ldots .$. | ; if equal, continue |

### 3.4.6.32 MOV

MOV[.W]
MOV.B
Syntax

Operation
Description

Status Bits
Mode Bits

## Example

Example

Move source to destination
Move source to destination
MOV src,dst or MOV.W src,dst
MOV.B src,dst
src $\rightarrow$ dst
The source operand is moved to the destination.
The source operand is not affected. The previous contents of the destination are lost.
Status bits are not affected.
OSCOFF, CPUOFF, and GIE are not affected.
The contents of table EDE (word data) are copied to table TOM. The length of the tables must be 020h locations.

| Loop | MOV | \#EDE, R10 | ; Prepare pointer |
| :---: | :---: | :---: | :---: |
|  | MOV | \#020h,R9 | ; Prepare counter |
|  | MOV | @R10+, TOM-EDE-2 (R10) | ; Use pointer in R10 for both tables |
|  | DEC | R9 | ; Decrement counter |
|  | JNZ | Loop | ; Counter not 0, continue copying |
|  |  |  | ; Copying completed |

The contents of table EDE (byte data) are copied to table TOM. The length of the tables should be 020h locations

|  | MOV | \#EDE, R10 | ; Prepare pointer |
| :---: | :---: | :---: | :---: |
|  | MOV | \#020h,R9 | ; Prepare counter |
| Loop | MOV.B | @R10+, TOM-EDE-1 (R10) | ; Use pointer in R10 for <br> ; both tables |
|  | DEC | R9 | ; Decrement counter |
|  | JNZ | Loop | ; Counter not 0, continue |
|  |  |  | ; copying |
|  | . . . . |  | ; Copying completed |
|  | -••• |  |  |
|  | -••• |  |  |

### 3.4.6.51 XOR

XOR[.W]
XOR.B
Syntax

Operation
Description

Status Bits

Mode Bits
Example

Example

Example

Exclusive OR of source with destination
Exclusive OR of source with destination
XOR src,dst or XOR.W src,dst
XOR.B src,dst
src .XOR. dst $\rightarrow$ dst
The source and destination operands are exclusive ORed. The result is placed into the destination. The source operand is not affected.

N : Set if result MSB is set, reset if not set
Z: Set if result is zero, reset otherwise
C: Set if result is not zero, reset otherwise ( = .NOT. Zero)
V : Set if both operands are negative
OSCOFF, CPUOFF, and GIE are not affected.
The bits set in R6 toggle the bits in the RAM word TONI.
XOR R6,TONI ; Toggle bits of word TONI on the bits set in R6
The bits set in R6 toggle the bits in the RAM byte TONI.

```
XOR.B R6,TONI ; Toggle bits of byte TONI on the bits set in
    ; low byte of R6
```

Reset to 0 those bits in low byte of R7 that are different from bits in RAM byte EDE.

```
XOR.B EDE,R7 ; Set different bit to "1s"
INV.B R7 ; Invert Lowbyte, Highbyte is Oh
```


### 22.3.1 ADC10CTLO, ADC10 Control Register 0


www.ti.com

| ADC10IFG | Bit 2 | ADC10 interrupt flag. This bit is set if ADC10MEM is loaded with a conversion result. It is automatically reset when the interrupt request is accepted, or it may be reset by software. When using the DTC this flag is set when a block of transfers is completed. |
| :---: | :---: | :---: |
|  |  | $0 \quad$ No interrupt pending |
|  |  | 1 Interrupt pending |
| ENC | Bit 1 | Enable conversion |
|  |  | 0 ADC10 disabled |
|  |  | 1 ADC10 enabled |
| ADC10SC | Bit 0 | Start conversion. Software-controlled sample-and-conversion start. ADC10SC and ENC may be set together with one instruction. ADC10SC is reset automatically. |
|  |  | 0 No sample-and-conversion start |
|  |  | 1 Start sample-and-conversion |

### 22.3.2 ADC10CTL1, ADC10 Control Register 1




### 22.3.3 ADC10AEO, Analog (Input) Enable Control Register 0

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC10AE0x |  |  |  |  |  |  |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| ADC10AE0x | Bits 7-0 | ADC10 analog enable. These bits enable the corresponding pin for analog input. BIT0 corresponds to AO, BIT1 corresponds to A1, etc. The analog enable bit of not implemented channels should not be programmed to 1 . |  |  |  |  |  |
|  |  | 0 Analog | led |  |  |  |  |
|  |  | 1 Analog |  |  |  |  |  |

### 22.3.4 ADC10AE1, Analog (Input) Enable Control Register 1 (MSP430F22xx only)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ADC10AE1x |  |  |  | Reserved |  |  |
| $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r(0)$ |

ADC10AE1x Bits 7-4 ADC10 analog enable. These bits enable the corresponding pin for analog input. BIT4 corresponds to A12, BIT5 corresponds to A13, BIT6 corresponds to A14, and BIT7 corresponds to A15. The analog enable bit of not implemented channels should not be programmed to 1 .
$0 \quad$ Analog input disabled
1 Analog input enabled
Reserved
Bits 3-0 Reserved

### 22.3.5 ADC10MEM, Conversion-Memory Register, Binary Format

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | Conversion Results |  |
| r0 | r0 | r0 | r0 | r0 | r0 | r | $r$ |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Conversion Results |  |  |  |  |  |  |  |
| $r$ | $r$ | $r$ | $r$ | $r$ | $r$ | $r$ | $r$ |
| Conversion Results | always 0 . |  |  |  |  |  |  |

### 22.3.6 ADC10MEM, Conversion-Memory Register, 2s Complement Format

| 1514 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion Results |  |  |  |  |  |  |
| $r$ r | $r$ | $r$ | $r$ | $r$ | $r$ | $r$ |
| 76 | 5 | 4 | 3 | 2 | 1 | 0 |
| Conversion Results | 0 | 0 | 0 | 0 | 0 | 0 |
| r | r0 | r0 | r0 | r0 | r0 | r0 |
| Conversion Bits 15-0 <br> Results  | The 10-bit conversion results are left-justified, 2 s complement format. Bit 15 is the MSB. Bits $5-0$ are always 0 . |  |  |  |  |  |

### 22.3.7 ADC10DTCO, Data Transfer Control Register 0



### 22.3.8 ADC10DTC1, Data Transfer Control Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | DTC Transfers |  |  |  |  |
| $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r(0)$ |

DTC Transfers Bits 7-0 DTC transfers. These bits define the number of transfers in each block.
$0 \quad$ DTC is disabled
01h-0FFh Number of transfers per block

### 22.3.9 ADC10SA, Start Address Register for Data Transfer

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC10SAx |  |  |  |  |  |  |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADC10SAx |  |  |  |  |  |  | 0 |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | r0 |

ADC10SAx Bits 15-1 ADC10 start address. These bits are the start address for the DTC. A write to register ADC10SA is required
Unused
Bit $0 \quad$ Unused, Read only. Always read as 0.

